



# AMENDMENTS TO THE CLAIMS

Claims 1-15 (Cancelled.)

16. (Currently Amended) A bipolar transistor formed on a wafer, the wafer having a buried layer and an epitaxial layer of a first conductivity type formed over the buried layer, the epitaxial layer having a top surface and a smaller dopant concentration than the buried layer, the transistor comprising:

an intrinsic base region of a second conductivity type formed on the epitaxial layer, the intrinsic base region including silicon and germanium, and having a first top surface and a vertically spaced-apart second top surface;

an isolation region formed on the first top surface and the second top surface of the intrinsic base region ~~and over the second top surface of the intrinsic base region~~, the isolation region having a side wall;

~~an extrinsic a first~~ emitter region formed on the isolation region ~~and the intrinsic base region~~, the ~~extrinsic first~~ emitter region having a side wall that is substantially aligned with the side wall of the isolation region; and

~~an intrinsic a second~~ emitter region ~~formed in that contacts~~ the intrinsic base region, ~~the intrinsic emitter region contacting and the extrinsic first~~ emitter region.

17. (Original) The bipolar transistor of claim 16 wherein the intrinsic base region further includes carbon.

18. (Cancelled)

19. (Currently Amended) A bipolar transistor formed on a wafer, the wafer having a buried layer and an epitaxial layer of a first conductivity type formed over the buried layer, the epitaxial layer having a top surface and a smaller dopant concentration than the buried layer, the transistor comprising:

AMENDMENT IN RESPONSE TO OFFICE  
ACTION DATED MARCH 11, 2005

Atty. Docket No. 100-15120  
(P04976-P01-D01)

a base region of a second conductivity type that contacts the top surface of the epitaxial layer, the base region having a top surface and including silicon and germanium;

an isolation region that contacts the top surface of the base region, the isolation region having a substantially vertical side wall;

a first emitter region that contacts the isolation region ~~and the base region,~~  
the first emitter region having a first substantially vertical side wall that contacts the vertical side wall of the isolation region; and

a second emitter region ~~formed in~~ that contacts the base region, ~~the second emitter region contacting and~~ the first emitter region, the vertical side wall of the isolation region lying over the second emitter region, the first emitter region having a second substantially vertical side wall that contacts the second emitter region and is spaced apart from the isolation region.

20. (Previously Presented) The bipolar transistor of claim 19 wherein the base region has a first top surface and a vertically spaced-apart second top surface.

21. (Previously Presented) The bipolar transistor of claim 20 wherein the first emitter region contacts the first top surface of the base region and is spaced apart from the second top surface of the base region.

22. (Previously Presented) The bipolar transistor of claim 21 wherein the isolation region contacts the second top surface of the base region.

23. (Previously Presented) The bipolar transistor of claim 22 wherein the isolation region has a substantially vertical side wall that lies over the second emitter region.

24. (Previously Presented) The bipolar transistor of claim 23 wherein the first emitter region has a first substantially vertical side wall that contacts the vertical side wall of the isolation region.

25. (Previously Presented) The bipolar transistor of claim 24 wherein the first emitter region has a second substantially vertical side wall that contacts the second emitter region and is spaced apart from the isolation region.

26. (Previously Presented) The bipolar transistor of claim 25 and further comprising a layer of silicide that contacts the first top surface and the second top surface of the base region.

27. (Previously Presented) The bipolar transistor of claim 26 wherein the base region includes a first section that has a first dopant concentration and a second section that includes a second dopant concentration that is heavier than the first dopant concentration.

28. (Previously Presented) The bipolar transistor of claim 27 wherein the layer of silicide contacts the second section.

29. (Previously Presented) The bipolar transistor of claim 28 and further comprising a non-conductive side wall spacer that contacts the second vertical side wall.

30. (Cancelled)

31. (Currently Amended) The bipolar transistor of claim ~~25~~ 19 and further comprising a non-conductive side wall spacer that contacts the second vertical side wall.

32. (Previously Presented) The bipolar transistor of claim 20 and further comprising a layer of silicide that contacts the first top surface and the second top surface of the base region.

33. (Previously Presented) The bipolar transistor of claim 32 wherein:  
the base region includes a first section that has a first dopant concentration and a second section that includes a second dopant concentration that is heavier than the first dopant concentration; and  
the layer of silicide contacts the second section.

34. (New) A bipolar transistor formed on a wafer, the wafer having a buried layer and an epitaxial layer of a first conductivity type formed over the buried layer, the epitaxial layer having a top surface and a smaller dopant concentration than the buried layer, the transistor comprising:

an intrinsic base region of a second conductivity type formed on the epitaxial layer, the intrinsic base region including silicon and germanium, and having a first top surface and a vertically spaced-apart second top surface;

an extrinsic base region formed in the second top surface of the intrinsic base region;

an isolation region that contacts the first top surface of the base region, the isolation region having a substantially vertical side wall;

a first emitter region that contacts the isolation region, the first emitter region having a first substantially vertical side wall that contacts the vertical side wall of the isolation region; and

a second emitter region that contacts the base region and the first emitter region.

35. (New) The bipolar transistor of claim 34 wherein the first emitter region has a heavier dopant concentration than the second emitter region.

36. (New) The bipolar transistor of claim 35 wherein the first emitter region has a second substantially vertical side wall that contacts the second emitter region and is spaced apart from the isolation region.

37. (New) The bipolar transistor of claim 36 and further comprising a non-conductive side wall spacer that contacts the second vertical side wall and the second top surface.

38. (New) The bipolar transistor of claim 35 and further comprising a layer of silicide that contacts the first top surface and the second top surface of the base region.